Multi-mode Floating Point Multiplier with Parallel Operations
نویسنده
چکیده
Most modern processors have hardware support for single precision and double precision floating point multiplication. For many scientific computations like climate modeling, computational physics and computational geometry this support is inadequate. They impose the use of quadruple precision arithmetic because it provides twice the precision of double precision format. The proposed design performs four single precision multiplications in parallel, or two double precision multiplications in parallel, or one quadruple precision multiplication. The throughput is increased by a factor of four for single precision multiplication and by two for double precision multiplication.
منابع مشابه
An efficient floating-point multiplier for digital signal processors
The floating-point multiplication is one of the most basic and frequent digital signal processing operations, and its accuracy and throughput greatly decide the overall accuracy and throughput of the digital signal processors. Based on vectorizing a conventional double precision multiplier, we propose a multiple precision floating-point multiplier. It supports either one double precision multip...
متن کاملMultiply & Accumulate Unit Using RNS Algorithm & Vedic Mathematics: A Review
High speed execution of arithmetic operations and high degree of precision in real time system are of major concern in any digital signal processing (DSP). Speed of DSP depends on speed of multiplier and algorithm used. In this paper we propose Residue Number System method for fast “carry free” floating point arithmetic operations. Floating Point RNS units have obvious advantages over tradition...
متن کاملFPGA based Implementation of High Speed Double Precision Floating Point Multiplier with Tiling Technique using Verilog
Floating point arithmetic is widely used in many areas, especially scientific computation and signal processing. For many signal processing, and graphics applications, it is acceptable to trade off some accuracy (in the least significant bit positions) for faster and better implementations. However, most of these modern applications need higher frequency or low latency of operations with minima...
متن کاملAn Efficient Implementation of a Reversible Single Precision Floating Point Multiplier Using 4:3 Compressor
In this paper, we propose an efficient design of a reversible single precision floating point multiplier based on compressor. The single precision floating point multiplier requires the design of an efficient 24x24 bit integer multiplier. In the proposed architecture, the 24x24 bit multiplication operation is fragmented to nine parallel reversible 8x8 bit multiplication modules. In this paper, ...
متن کاملAccelerating BLAS and LAPACK via Efficient Floating Point Architecture Design
Basic Linear Algebra Subprograms (BLAS) and Linear Algebra Package (LAPACK) form basic building blocks for several High Performance Computing (HPC) applications and hence dictate performance of the HPC applications. Performance in such tuned packages is attained through tuning of several algorithmic and architectural parameters such as number of parallel operations in the Directed Acyclic Graph...
متن کامل